Yaswanth Tirumalasetti
@Tirumalasettiyaswanth62
vijayawada
1
Followers
1
Following
9
Public Repos
0
Private Repos
Language Breakdown
Lines of code distribution across 8 owned repositories
0
Total LOC
Collaboration Network
Global Impact visualization
Repos
9
PRs
0
Growth
+18%
Top Collaborators
No collaborator data yet.
Coding Streak
Contribution activity over the past year
1 day
100
Contributions
90
Commits
0
Pull Requests
Jun
Jul
Aug
Sep
Oct
Nov
Dec
Jan
Feb
Mar
Apr
May
Jun
Mo
We
Fr
Based on GitHub activity
Less
More
Followers
1
Top Repositories
soc-design-and-planning-nasscom-vsd
2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advanced Physical Design using OpenLANE/Sky130)
0
0
Verilog
Week-6-Task-Physical-Design-Workshop-
0
0
WEEk-6--Planning-and-designing-of-soc
0
0
Week-5-Task-OpenROAD-Flow-Setup-and-Floorplan-Placement-
VSD RISC-V TAPEOUT PROGRAM WEEK-5 ASSIGNMENT
0
0
Week-4-CMOS-Circuit-Design-sky130-style-
0
0
WEEK3-VSD-RISC-V
VSD RISC-V TAPEOUT PROGRAM WEEK-3 ASSIGNMENT
0
0
WEEK2
VSDBabySoC WEEK2 ASSIGNMENT
0
0
week1
0
0
week-0-vsd-assignment
0
0
Open Source Impact
Contributions to external projects
0 merged PRs
No external contributions found.